

PATENT

AMENDMENTS TO THE CLAIMS

Please amend the claims as indicated in the following listing of all claims:

1. – 2. (Cancelled)

3. (Currently Amended) The method of claim 31,2 wherein the first and second instructions are executed in parallel.

4. (Currently Amended) The method of claim 31,2 wherein the first instruction and the second instruction correspond to a very long instruction word packet (VLIW).

5. – 7. (Cancelled)

8. (Currently Amended) The method of claim 2-31 wherein the ~~first-second~~ instruction ~~includes~~indicates an opcode field, fields to indicate at least a first and second operands, and a destination field to indicate where to store the carry condition indication ~~for a first result, and the second instruction indicates an opcode, a first and second operands, and a destination for a second result.~~

9. (Cancelled)

10. (Currently Amended) The method of claim 1-31 embodied in a computer program product that is encoded on one or more machine-readable media.

11. (Cancelled)

12. (Currently Amended) The method of claim 1-36 wherein the instruction packet is a very long instruction word packet includes at least one of the generate carry instruction instances.

BEST AVAILABLE COPY

PATENT

13. (Currently Amended) The method of claim ~~1136~~, wherein ~~further comprising executing the determining and the performing~~ at least some of the generate carry instruction instances are performed in parallel with corresponding instances of addition type instructions.

14. – 16. (Cancelled)

17. (Currently Amended) The processor of claim ~~3916~~ that also supports separately executable subtraction type and generate borrow instructions, wherein an instance of the generate borrow instruction indicates at least one of the store units to store an indication of a borrow condition that perform one or more subtract type operations and one or more borrow operations that corresponds to an instance of the subtract type instruction operations.

18. (Currently Amended) The processor of claim ~~3917~~ that supports parallel execution of the separately executable instructions.

19. (Currently Amended) The processor of claim ~~3916~~ that decodes the separately executable instructions from a very long instruction word packet.

20. (Cancelled)

21. (Currently Amended) The apparatus of claim ~~4120~~ further comprising means for indicating a borrow bit in the store unit responsive to execution of a third instruction that determines whether subtraction of operands will cause a borrow condition separate from execution of a fourth instruction that subtracts the operands separately performing subtraction type operations and borrow operations.

22. (Currently Amended) The apparatus of claim 21 further comprising means for performing executing instances of the third and fourth instructions subtract operations in parallel with the borrow operations.

23. (Cancelled)

PATENT

24. (Currently Amended) The apparatus of claim 4120 further comprising means for performing instances of the first and second instructions ~~the add operations in parallel with the carry operations.~~

25. – 26. (Cancelled)

27. (Currently Amended) The computer program product of claim 4325 wherein the generate carry instructions includes an opcode field, a plurality of one or more source operand fields, and a destination field.

28. (Currently Amended) The computer program product of claim 4325 wherein the instances of the generate carry and the addition type first and second instructions are executable on separate processors/processing units, ~~and the third and fourth instructions are executable on separate processors~~

29. (Currently Amended) The computer program product of claim 4325 wherein the instances of the generate carry and the addition type first and second instructions are executable along by separate paths/functional units in parallel, ~~and the third and fourth instructions are executable by separate functional units in parallel.~~

30. (Cancelled)

31. (New) A method comprising:

executing a first instruction to perform an addition type arithmetic operation on at least a first and second operands; and
executing a second instruction to indicate whether the addition type arithmetic operation causes a carry condition, wherein the second instruction includes a field that indicates a destination location for the carry condition indication.

32. (New) The method of claim 31 further comprising:

executing a third instruction to perform a subtraction type arithmetic operation on a third and fourth operands; and

PATENT

executing a fourth instruction to indicate whether the subtraction type arithmetic operation causes a borrow condition, wherein the fourth instruction includes a field that indicates a destination location for the borrow condition indication.

33. (New) The method of claim 32 further comprising employing the fourth instruction to determine whether an underflow occurs.

34. (New) The method of claim 31 further comprising:
executing a third instruction to perform an addition type arithmetic operation on a third operand, fourth operand, and the result of the second instruction;
executing a fourth instruction to indicate whether the third instruction causes a carry condition, wherein the second instruction includes a field that indicates a destination location for the carry condition indication; and
using the carry condition indication from the fourth instruction to determine whether an overflow occurs from the third instruction,
wherein the first and third operands are respectively a lower and upper portions of a first multi-word value and the second and fourth operands are respectively a lower and upper portions of a second multi-word value.

35. (New) The method of claim 34 further comprising:
if an overflow occurs, executing a fifth instruction to add the result of the fourth instruction to the result of the first instruction, and concatenating the result of the fifth instruction to the result of the third instruction; and
if the overflow does not occur, then concatenating the result of the first and third instructions.

36. (New) A method comprising:
executing instances of a generate carry instruction to indicate carry conditions for respective sets of operands if additions of the respective sets of operands cause a carry condition,
wherein a first of each of the sets of operands is a word of a multi-word operand.

PATENT

37. (New) The method of claim 36 further comprising using the second instruction to determine if an overflow occurs.

38. (New) The method of claim 36 further comprising:
executing instances of a generate borrow instruction to indicate borrow conditions for
respective sets of operands if subtractions of the respective sets of operands cause
a borrow condition.

39. (New) A processor that supports a generate carry instruction separate from an addition type instruction and that includes a plurality of store units, wherein execution of an instance of the generate carry instruction causes the processor to store an indication of a carry condition generated by the generate carry instruction in one of the plurality of store units as identified by the generate carry instruction.

40. (New) The processor of claim 39, wherein the store units include general registers.

41. (New) An apparatus comprising:
a store unit; and
means for indicating a carry bit in the store unit responsive to execution of a first
instruction that determines whether addition of operands will cause a carry
condition separate from execution of a second instruction that adds the operands.

42. (New) The apparatus of claim 41 further comprising means for determining overflow with the second instruction.

43. (New) A computer program product encoded on one or more machine-readable media, the computer program product comprising:
a generate carry instruction executable to generate a carry bit if addition of a set of
operands causes a carry condition and that includes fields to indicate the set of
operands and a destination for the carry bit; and
an addition type instruction executable to add a set of operands.

PATENT

44. (New) The computer program product of claim 43 further comprising:
a generate borrow instruction executable to generate a borrow bit if subtraction of a set of
operands causes a borrow condition and that includes fields to indicate the set of
operands and a destination for the borrow bit; and
a subtraction type instruction executable to subtract a set of operands.

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.